In many applications, it is economical for a single modem to receive multiple modulation formats. In particular, the use of BPSK and QPSK has become a defacto standard in many military and NASA systems. However, there is significant interest in employing 8PSK and 16PSK modulation in these same systems today in order to conserve bandwidth. This paper addresses a technique for achieving carrier synchronization for all four of these PSK schemes in a single modem. This is accomplished by using quadrature channel carrier recovery processing and a version of the MAP phase detector algorithm. A model for the simulation of this tracking process is derived and results are presented to c o n f i i its functionality.
In a multi-modulation environment it is advantageous to consider the use of a single carrier tracking system. The complexity of synchronous communication systems alone warrant this consideration. Further, concern for limited space, cost, and power strengthen the argument in favor of a single tracking system. The fist part of this paper, Carrier Tracking, discusses the use of maximum aposteriori estimation (MAP) in quadrature carrier recovery decision directed loops. Further, the use of digital circuitry in achieving multi-mode PSK synchronization is addressed. In the second part. A Baseband Model For Carrier Tracking, a model is developed for considering the tracking process in terms of carrier phase error. The tracking loop model is second order and additive white Gaussian noise is assumed for each of the two quadrature channels. This model lends itself quite well to simulation. A program was created to simulate the tracking loop and the variance in the phase error for a practical range of signal-to noise ratios (SNR) is presented for all four modulation schemes in the third part of this paper: Simulating the Baseband Model. The simulated variance data is compared with theoretical data for each of the modes. The approach that was used for obtaining the theoretical data is presented in Appendix A.
The Costas crossover loop is typically used in the tracking of BPSK and QPSK signals. However, the hard-limiters employed by the loop make it inappropriate for use in higher order modulation schemes such as 8 and 16-PSK systems where the modulation data takes on values other than + 1. The use of decision directed loops that employ maximum aposteriori estimation techniques has been proposed for tracking of MPSK modulation 111. The technique employs a quadrature channel carrier recovery loop and a polar phase estimator. Using the output of the quadrature channel matched filters, the polar phase estimator makes a hard decision as to what modulation data was transmitted during the last symbol period. This estimate is then used in conjunction with the filter outputs to generate an error signal. The error signal is passed to a loop filter and VCO which generates the local carrier reference for demodulation. Figure 1 shows the block diagram of the MAP estimation loop.
The To form the error signal the output of the I and Q matched filters are multiplied by the sine and cosine angle estimates, respectively. This is shown in Figure 1 . The difference between the two products is the error signal. This is shown. in Figure 1 , as the input to the filter. In the absence of symbol errors this is the traditional PLL tracking error quantity which occurs with a mixing phase detector and pure sine-wave inputs. With the use of a filter whose Laplace transform is l+a/s and in the absence of symbol errors this tracking system performs identically to a 2nd order PLL.
The use of the MAP estimator in an MPSK modem can be easily implemented using digital logic. The I and Q channels are sampled and the digital information is passed to a set of erasableprogrammable-read-only-memories (EPROM). The EPROM is used not only to generate the MAP estimatqs of I and Q but to perform the error signal calculation as well. Further, digital integrate and dump filters, EPROMs, a digital loop filter. and a numerically controlled oscillator (NCO) can be used to simplify the implementation. The use of digital circuitry can greatly reduce the complexity of the overall modem design. Selecting the modulation type is simply a matter of selecting the correct EPROM addresses for the phase detector output.
Model For Carrier track in^
Consider the input to the synchronizer in Figure 1 as and w(t) is white noise with power spectral density 9 . The energy per symbol is denoted as Es and the symbol period is T. The carrier frequency is oc and the M-PSK symbol that is transmitted is designated as Om where
The term Ti is the phase offset of the received signal. The corresponding integrator outputs are I = g j r(t) cos(wct + cpo)
where cpo is the phase offset of the reference VCO and g is the gain of the integrators. These two equations can be rewritten as
where Ni and Nq are zero mean Gaussian random variables with equal variances of ci2 = No_. To evaluate Is and Qs we let g =
2ES
4 $and cp = Cpi -cpo. Now performing the integration and inserting the values for g and qt we have Is = cos( Om + cp) and QS = sin( Om + cp) (6).
Since the signal components 1s and QS are separate from their corresponding noise terms Ni and N+ the emr signal
The tracking loop's error signal is comprised of two quantities of information. The phase detector characteristic and a noise term. The phase detector characteristic is the expected value of the error signal and since the noise terms Ni and Nq have expected values of 0
The error signal can now be expressed as
(1 1).
where Ne(t) = Nqf -Nib
Having obtained an expression for the error function in terms of the phase detector characteristic the baseband model can now be constructed as shown in Figure 2 (a). The phase offset from the VCO is subtracted from the received phase and this difference is what is passed to the phase detector. The noise term Ne(t) is subsequently added and the result is passed to the loop fiter.
the B e n d MoQel Figure 2@ ) shows the modification to the baseband model that is made to perform a simulation of the tracking loop. In effect, equation (8) Es/No , present in the plots, is PSK symbol energy to noise spectral density. Figure A 4 shows the theoretical squaring loss calculations for all four modulation techniques. Note, the very large differences in squaring loss between the various schemes. At a S N R where squaring loss may be negligible for BPSK it can be prohibitory for 16 PSK. Operating at an ES/No of 10 dB incurs no loss in loop performance due to squaring loss for BPSK but for 16 PSK there is a more than 40 dB loss in loop performance that must be considered.
348.6.2
One aspect of the simulation that is worth noting is the change in loop noise bandwidth that occurs in the simulator as the S N R changes with constant signal level (perfect AGC).
Since the phase detector gain is a function of e m r rate and hence SNR, as the S N R drops the phase detector gain drops and the corresponding loop noise bandwidth gets smaller. This in effect lowers the amount of jitter that is present when compared to a similar calculation made with a fixed loop bandwidth. The theoretical calculations of phase jitter based upon squaring loss and a linear model must take into account the changing loop noise bandwidth that occurs in the simulator (and in most actual loops), if they are to be compared with the phase error variances of the simulator. This was done for our theoretical results in Figures 3 & 4. It is interesting to note that this aspect of the simulator more actually mimics practice than the theory does. As a rule, the phase detector gain of a carrier tracking loop is not modified on the fly to account for a changing S N R operating condition in an attempt to keep the loop noise bandwidth constant. 
ndix A Carrier Tracking
One of the more popular techniques for analyzing the jitter performance of carrier tracking loops is to linearize the loop and evaluate the resulting variance of the phase error. For the MAP loops of interest in this paper the resulting phase error variance can be expressed as where Es/No is the ratio of the energy per symbol to noise spectral density. SR is the symbol rate, BL is the loop noise bandwidth, and SL is the "squaring loss" of the phase detector.
The "squaring loss" (the term was originally applied to BPSK) is the increase in phase jitter within the loop over a conventional PLL of the same bandwidth due to the nonlinearity involved in the phase detection process, i.e. the phase detector output PD is given by
where, I & Q are the analog outputs of the I t Q channel matched jitters, f & Q are the hard decision channel outputs and (p is the phase error. The squaring loss for BPSK and QPSK can be found in the literature [ l l , 121. For 8 and 16 PSK no analytical result is readily available. The squaring loss is generated from two physical actions and these are:
(1) The phase detector gain (even at constant signal levels) depends upon the S N R through f and and goes down as the error rate goes up. This increases the jitter in the loop because there is less signal to track at a given SNR.
(2) The variance of the equivalent noise term in the loop is affected by the presence of errors also. Generally, this effect lessens the phase error by a slight amount.
The affects upon the variance of noise are very secondary, as we will soon show for a QPSK loop. It can be shown by linear loop analysis that the squaring loss neglecting the effects of errors on the noise term is given by
where G is the gain of the phase detector at zero phase error normalized to one at high SNR. The model used for evaluating phase detector gain is shown in figure A- The phase detector Characteristic, PD((p), is the expected value of the error signal shown in figure A-1, i.e..
PD((p)
To see how the phase detector works considex the no noise case and a static phase error of cp which is small compared to 2dM. [64] [65] [66] [67] [68] [69] [70] [71] [72] [73] [74] [75] [76] [77] [78] [79] [80] [81] and performing the indicated integration of A-8 numerically to obtain Pr(il0). A typical set of phase detector characteristics are shown in Figure A Vol. 38, Sept. 1990.
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